Home
World Journal of Advanced Engineering Technology and Sciences
International, Peer reviewed, Referred, Open access | ISSN Approved Journal

Main navigation

  • Home
    • Journal Information
    • Abstracting and Indexing
    • Editorial Board Members
    • Reviewer Panel
    • Journal Policies
    • WJAETS CrossMark Policy
    • Publication Ethics
    • Instructions for Authors
    • Article processing fee
    • Track Manuscript Status
    • Get Publication Certificate
    • Issue in Progress
    • Current Issue
    • Past Issues
    • Become a Reviewer panel member
    • Join as Editorial Board Member
  • Contact us
  • Downloads

ISSN: 2582-8266 (Online)  || UGC Compliant Journal || Google Indexed || Impact Factor: 9.48 || Crossref DOI

Fast Publication within 2 days || Low Article Processing charges || Peer reviewed and Referred Journal

Research and review articles are invited for publication in Volume 18, Issue 2 (February 2026).... Submit articles

Threading models for network packet processing: Optimizing performance on low-end hardware

Breadcrumb

  • Home
  • Threading models for network packet processing: Optimizing performance on low-end hardware

Thilak Raj Surendra Babu *

Independent Researcher, USA.

Review Article

World Journal of Advanced Engineering Technology and Sciences, 2025, 15(02), 2899–2907

Article DOI: 10.30574/wjaets.2025.15.2.0884

DOI url: https://doi.org/10.30574/wjaets.2025.15.2.0884

Received on 20 April 2025; revised on 27 May 2025; accepted on 30 May 2025

This article examines innovative threading architectures optimized for network packet processing on resource-constrained edge devices. As network functions increasingly migrate to the edge, traditional threading models designed for high-performance servers often create significant performance bottlenecks when deployed on limited hardware. The article analyzes the strengths and weaknesses of three primary threading models—run-to-completion, pipeline, and parallel approaches—and proposes hybrid solutions that adaptively combine their advantages. It introduces several key innovations: dynamic thread allocation that adjusts to changing traffic patterns, cache-aware thread scheduling that maximizes locality, lock-free synchronization mechanisms that reduce contention, and workload-aware pipeline adaptation that optimizes processing paths. Implementation considerations address thread creation overhead, queue management, memory access patterns, and performance diagnostics. Empirical testing demonstrates substantial improvements in throughput, latency, CPU utilization, and performance consistency across various workloads. These optimizations enable sophisticated network functions to be deployed on existing edge infrastructure without hardware upgrades, supporting the continued expansion of distributed network architectures in resource-constrained environments.

Edge Computing; Thread Optimization; Packet Processing; Resource-Constrained Hardware; Network Function Virtualization

https://wjaets.com/sites/default/files/fulltext_pdf/WJAETS-2025-0884.pdf

Preview Article PDF

Thilak Raj Surendra Babu. Threading models for network packet processing: Optimizing performance on low-end hardware. World Journal of Advanced Engineering Technology and Sciences, 2025, 15(02), 2899–2907. Article DOI: https://doi.org/10.30574/wjaets.2025.15.2.0884.

Get Certificates

Get Publication Certificate

Download LoA

Check Corssref DOI details

Issue details

Issue Cover Page

Editorial Board

Table of content


Copyright © Author(s). All rights reserved. This article is published under the terms of the Creative Commons Attribution 4.0 International License (CC BY 4.0), which permits use, sharing, adaptation, distribution, and reproduction in any medium or format, as long as appropriate credit is given to the original author(s) and source, a link to the license is provided, and any changes made are indicated.


Copyright © 2026 World Journal of Advanced Engineering Technology and Sciences

Developed & Designed by VS Infosolution