

## Non-minimum phase compensation in quadratic boost converters using PID dual-loop strategies

Fredy Hernán Martínez Sarmiento \*

Facultad Tecnológica, Universidad Distrital Francisco José de Caldas, Bogotá, Colombia.

World Journal of Advanced Engineering Technology and Sciences, 2025, 16(03), 066–078

Publication history: Received on 27 July 2025; revised on 30 August 2025; accepted on 04 September 2025

Article DOI: <https://doi.org/10.30574/wjaets.2025.16.3.1326>

### Abstract

This paper presents a dual-loop PID control strategy to address the non-minimum phase (NMP) challenge in Quadratic Boost Converters (QBC-B). The proposed architecture combines an inner current-control loop (PI) and an outer voltage-regulation loop (PID) to compensate for the right-half-plane zero inherent to QBC-B dynamics. Using averaged state-space modeling and frequency-domain analysis, we derive design criteria ensuring stability under bandwidth constraints imposed by the NMP characteristic. The controller is validated through high-fidelity simulations, demonstrating <2% steady-state error, 27.5% maximum voltage deviation during 50% load steps, and recovery times under 1.6 s. Key innovations include anti-windup integration and current-reference saturation to handle bilinear effects while maintaining CCM operation. Compared to single-loop alternatives, the dual-loop approach reduces overshoot to 0% in reference tracking and improves robustness against input variations (10 V-15 V). The work provides practical tuning guidelines for power electronics engineers dealing with high-gain converters where NMP behavior limits conventional PID designs.

**Keywords:** Bilinear Systems; DC-DC Power Conversion; Non-Minimum Phase Systems; PID Control; Quadratic Boost Converter

### 1. Introduction

The rapid expansion of renewable energy systems, electric vehicle powertrains [1, 2], and high-voltage portable electronics [3, 4] has created an urgent need for efficient, high-gain DC-DC conversion solutions [5, 6]. Among various step-up topologies, the Quadratic Boost Converter (QBC-B) has gained significant attention for its ability to achieve substantial voltage conversion ratios ( $\frac{V_o}{E} > 5$ ) while maintaining reasonable duty cycles (typically  $< 0.7$ ) [7, 8]. This is accomplished through its unique two-stage energy transfer mechanism, where the output voltage follows a quadratic relationship  $V_o = \frac{E}{(1-u)^2}$ , unlike the linear dependence of conventional boost converters [9]. The topology's advantages extend beyond voltage gain, it provides continuous input current, reduced component stress compared to single-stage high-duty-cycle designs, and inherent protection against shoot-through faults [10]. However, these benefits come with complex dynamic behaviors that present substantial control challenges, particularly when stringent voltage regulation is required under variable operating conditions.

A critical examination of the QBC-B's dynamics reveals two fundamental obstacles for control design [11, 12]. First, the cascaded power stage introduces a right-half-plane (RHP) zero in the control-to-output transfer function, characteristic of non-minimum phase (NMP) systems [13, 14]. This zero, located at  $\omega_z \approx 3.5 \times 10^3$  rad/s for typical designs, imposes an unavoidable trade-off between bandwidth and stability, any attempt to increase response speed beyond this frequency leads to phase inversion and potential instability. Second, the system exhibits strong bilinear behavior where

\* Corresponding author: Fredy Hernán Martínez Sarmiento.

state variables (inductor currents, capacitor voltages) multiply with the control input (duty cycle), making linear control techniques ineffective during large transients [15]. These characteristics are further exacerbated by the converter's fourth-order nature, with two resonant poles from the  $L_1-C_1$  and  $L_2-C_2$  stages creating complex frequency-domain interactions [16]. Conventional single-loop voltage-mode control proves inadequate for such systems, often resulting in either sluggish response or destructive oscillations when aggressive tuning is attempted [17, 18].

Recent advances in power electronics control have explored various approaches to address these challenges. Nonlinear strategies like sliding mode control and passivity-based methods show promise but often require complex implementations or precise system parameters [19–21]. Model predictive control offers excellent dynamic performance but demands substantial computational resources unsuitable for cost-sensitive applications [22, 23]. In industrial settings, PID controllers remain the dominant solution due to their simplicity, reliability, and well-understood tuning procedures [24]. However, standard PID implementations fail to account for the QBC-B's NMP limitations and bilinear coupling between states. This creates a critical research gap, how to retain PID's practical advantages while overcoming its theoretical limitations for high-performance QBC-B applications.

This work bridges this gap through a dual-loop PID architecture specifically designed for NMP compensation in QBC-B converters [25, 26]. The proposed strategy employs: (1) an inner current loop using PI control to regulate the second inductor current ( $i_{L2}(t)$ ), selected for its direct influence on output voltage and reduced ripple compared to  $i_{L1}(t)$ ; (2) an outer voltage loop with PID control incorporating derivative action to compensate for phase lag from the RHP zero; and (3) systematic bandwidth separation ( $\omega_{ci} \approx 10\omega_{cv}$ ) to maintain stability while achieving acceptable transient response. The controller design is grounded in averaged state-space analysis, with particular attention to the equilibrium point around  $u^* = 0.5$ ,  $V_o(t) = 40$  V operation. Practical implementation aspects including anti-windup compensation, current reference saturation ( $i_{ref}^{\max} = 0.3$  A), and digital realization considerations are thoroughly addressed.

The paper makes four key contributions to the field of power electronics control: First, it provides a complete frequency-domain design methodology for dual-loop PID controllers in NMP converters, explicitly quantifying the bandwidth limitations imposed by the RHP zero [27]. Second, it introduces a novel current reference saturation scheme that maintains stability during large transients while preventing inductor overcurrent [28, 29]. Third, it presents comprehensive validation results showing < 2% steady-state error, 27.5% maximum deviation during 50% load steps, and recovery times under 1.6 s, all achieved without overshoot. Fourth, it offers practical tuning guidelines enabling engineers to adapt the controller for different QBC-B specifications while respecting stability margins. These advances are rigorously validated through high-fidelity simulations, using the same component values ( $L_1 = 560 \mu\text{H}$ ,  $L_2 = 440 \mu\text{H}$ ,  $C_1 = C_2 = 330 \mu\text{F}$ ) and operating conditions ( $f_{sw} = 100$  kHz,  $E = 10$  V,  $R = 470 \Omega$ ) throughout all tests for consistency.


The remainder of this paper is organized as follows: Section II details the QBC-B's mathematical modeling and NMP characteristics. Section III develops the dual-loop PID design methodology. Section IV presents simulation results under various operating scenarios, and Section V concludes with design insights and future research directions.

## 2. Dynamic Characterization of QBC-B

This section establishes the mathematical foundation for the QBC-B's nonlinear dynamics and analyzes its non-minimum phase (NMP) characteristics. The formulation builds upon the bilinear averaged model and identifies fundamental constraints imposed by the right-half-plane (RHP) zero on control design.

### 2.1. Nonlinear Dynamics Formulation

The QBC-B's power stage, shown in Fig. 1, exhibits switched nonlinear behavior governed by two topological states:



**Figure 1** QBC-B power stage with components labeled according to nominal design values

Using state-space averaging [30], the nonlinear dynamics are described by

$$\frac{dx}{dt} = \begin{cases} A_{on}x + B_{on} & \text{(Switch ON)} \\ A_{off}x + B_{off} & \text{(Switch OFF)} \end{cases} \quad (1)$$

where the state vector  $x = [i_{L1}, i_{L2}, v_{C1}, v_{C2}]^T$  contains inductor currents and capacitor voltages. The averaged model becomes

$$\frac{dx}{dt} = [uA_{on} + (1-u)A_{off}]x + [uB_{on} + (1-u)B_{off}] \quad (2)$$

Explicitly, for the nominal design ( $L_1 = 560 \mu\text{H}$ ,  $L_2 = 440 \mu\text{H}$ ,  $C_1 = C_2 = 330 \mu\text{F}$ )

$$\begin{aligned} \frac{di_{L1}}{dt} &= \frac{E}{L_1} - \frac{(1-u)v_{C1}}{L_1} \\ \frac{di_{L2}}{dt} &= \frac{v_{C1}}{L_2} - \frac{(1-u)v_{C2}}{L_2} \\ \frac{dv_{C1}}{dt} &= \frac{(1-u)i_{L1}}{C_1} - \frac{i_{L2}}{C_1} \\ \frac{dv_{C2}}{dt} &= \frac{(1-u)i_{L2}}{C_2} - \frac{v_{C2}}{RC_2} \end{aligned} \quad (3, 4, 5, 6)$$

The equilibrium points for  $u^* = 0.5$ ,  $E = 10 \text{ V}$ ,  $R = 470 \Omega$  is

$$x^* = \left[ \frac{V_o}{R(1-u^*)}, \frac{V_o}{R}, \frac{E}{1-u^*}, V_o \right] = [0.1702 \text{ A}, 0.0851 \text{ A}, 20 \text{ V}, 40 \text{ V}] \quad (7)$$

## 2.2. Non-Minimum Phase and RHP Zero Analysis

Linearizing around  $x^*$  yields the small-signal model

$$\frac{d\hat{x}}{dt} = A\hat{x} + B\hat{u}, \quad \hat{v}_{C2} = C\hat{x} \quad (8)$$

where the system matrices are

$$A = \begin{bmatrix} 0 & 0 & -1785.7 & 0 \\ 0 & 0 & 2272.7 & -2272.7 \\ 892.9 & -3030.3 & 0 & 0 \\ 0 & 3030.3 & 0 & -6.43 \end{bmatrix}, \quad B = \begin{bmatrix} 35.71 \times 10^3 \\ 90.91 \times 10^3 \\ -515.2 \\ -257.6 \end{bmatrix} \quad (9)$$


The control-to-output transfer function exhibits NMP behavior

$$G_{vu}(s) = \frac{\hat{v}_{C2}(s)}{\hat{u}(s)} = \frac{-1.17 \times 10^7 (s - 3.5 \times 10^3)}{(s + 6.43)(s + 1.03 \times 10^3)(s^2 + 1.12 \times 10^3 s + 1.94 \times 10^6)} \quad (10)$$

The RHP zero at  $s = 3.5 \times 10^3$  rad/s imposes fundamental limitations

$$\omega_c \leq \frac{\omega_z}{2} \approx 1.75 \text{ kHz} \quad (11)$$

Fig. 2 confirms this constraint through frequency-domain analysis



**Figure 2** Bode plot of  $G_{vu}(s)$  showing phase inversion due to RHP zero


Key implications for control design

- Bandwidth must stay below  $\omega_z/2$  for stability

- Step responses exhibit inverse response initially
- Derivative action required for phase compensation

### 3. Dual-loop PID controller design

The proposed dual-loop control architecture is shown in Figure 3. The outer voltage loop regulates the output voltage  $V_{C2}$  to its reference value, while the inner current loop controls inductor current  $i_{L2}$  to follow the reference generated by the voltage controller.



**Figure 3** Block diagram of the dual-loop PID control structure

This cascaded structure provides several advantages

- Improved disturbance rejection compared to single-loop approaches
- Natural current limiting capability
- Better dynamic performance through dedicated current control
- Simplified tuning through loop separation

#### 3.1. Inner Current Loop Tuning (PI)

The inner loop regulates the second inductor current ( $i_{L2}$ ) to provide fast disturbance rejection and plant linearization. From the averaged model in Section 2, the current-to-duty transfer function is

$$G_i(s) = \frac{\hat{i}_{L2}(s)}{\hat{u}(s)} = \frac{V_{C1}^* + V_{C2}^*}{L_2} \cdot \frac{1}{s + \frac{R(1-u^*)^2}{L_2}} \quad (12)$$

At the nominal operating point ( $u^* = 0.5$ ,  $V_{C1}^* = 20$  V,  $V_{C2}^* = 40$  V)

$$G_i(s) \approx \frac{60}{440 \times 10^{-6}} \cdot \frac{1}{s + 1134} = \frac{136.36 \times 10^3}{s + 1134} \quad (13)$$

The PI compensator is designed as

$$C_i(s) = K_{p,i} \left( 1 + \frac{1}{T_{i,i}s} \right) \quad (14)$$

$$C_i(s) = 4.6 \left( 1 + \frac{1}{1.28 \times 10^{-3}s} \right) \quad (15)$$

Tuning follows these steps

- Set crossover frequency ( $f_{c,i}$ ) to 1/10th of switching frequency (Figure 4)

$$\omega_{c,i} = 2\pi \cdot 10 \text{ kHz} = 62.83 \times 10^3 \text{ rad/s} \quad (16)$$

- 2. Calculate integrator time constant

$$T_{i,i} = \frac{1}{\omega_{z,plant}} = \frac{1}{1134} \approx 881 \mu\text{s} \quad (17)$$

- Determine proportional gain


$$K_{p,i} = \frac{\omega_{c,i} L_2}{V_{C1}^* + V_{C2}^*} = \frac{62.83 \times 10^3 \times 440 \times 10^{-6}}{60} \approx 0.46 \quad (18)$$

Derived from the plant transfer function at nominal conditions ( $u^* = 0.5$ ,  $E = 10 \text{ V}$ )

$$G_i(s) = \frac{136.36 \times 10^3}{s + 1134} \quad (19)$$

Key parameters

- Phase margin:  $65^\circ$
- Gain margin: 12 dB



**Figure 4** Bode plot of inner loop gain ( $L_i(s) = C_i(s)G_i(s)$ ) showing  $65^\circ$  phase margin at 10 kHz

### 3.2. Outer Voltage Loop Design (PID)

With the current loop closed, the simplified voltage plant becomes

$$G_v(s) = \frac{\hat{v}_{C2}(s)}{\hat{i}_{L2,ref}(s)} \approx \frac{R(1 - u^*)}{RC_2 s + 1} = \frac{235}{0.1551 s + 1} \quad (20)$$


A PID compensator is designed to overcome the RHP zero limitation

$$C_v(s) = K_{p,v} \left( 1 + \frac{1}{sT_{i,v}} + \frac{sT_{d,v}}{1 + sT_f/5} \right) \quad (21)$$

Key design constraints

- Bandwidth limited to  $\omega_{c,v} < \omega_{z,rhp}/2 \approx 1.75 \text{ kHz}$  (Figure 5)

- Derivative term ( $T_{d,v}$ ) compensates phase lag
- Low-pass filter ( $T_f$ ) prevents high-frequency noise amplification



**Figure 5** Outer loop gain ( $L_v(s) = C_v(s)G_v(s)$ ) with 58° phase margin at 1.2 kHz

Final tuning parameters (Table 1)

**Table 1** Controller Parameters

Parameter	Symbol	Value
Proportional gain	$K_{p,v}$	0.01
Integral time	$T_{i,v}$	2.0 ms
Derivative time	$T_{d,v}$	10 ms
Filter time	$T_f$	1 ms

$$C_v(s) = 0.01 \left( 1 + \frac{1}{2.0 \times 10^{-3}s} + 10 \times 10^{-3}s \right) \cdot \frac{1}{1 \times 10^{-3}s + 1} \quad (22)$$

Stability margins achieved

$$\begin{aligned} \text{Phase margin} &= 58^\circ \text{ at } 1.2 \text{ kHz} \\ \text{Gain margin} &= 15 \text{ dB} \end{aligned} \quad (23, 24)$$

The complete control law in discrete-time (for digital implementation) is

$$\begin{aligned} i_{L2,ref}[k] &= K_{p,v}e_v[k] + I[k-1] + K_{d,v}(e_v[k] - e_v[k-1]) \\ I[k] &= I[k-1] + \frac{K_{p,v}}{T_{i,v}}e_v[k] \\ u[k] &= K_{p,i}e_i[k] + \frac{K_{p,i}}{T_{i,i}} \sum_{j=0}^k e_i[j] \end{aligned} \quad (25, 25, 27)$$

$$u[k] = 0.01e_v[k] + 5.0 \sum_{i=0}^k e_v[i] + 0.001 \frac{e_v[k] - e_v[k-1]}{T_s} \quad (28)$$

with anti-windup protection:

$$I[k] \leftarrow \text{sat}(I[k], -0.3, 0.3) \quad (29)$$

$$i_{\text{ref}}[k] = \text{sat}(u[k], 0, 0.3) \quad (30)$$

## 4. Performance validation

This section presents comprehensive validation results of the dual-loop PID controller under both transient and steady-state conditions. The evaluation uses high-fidelity simulations with the nominal parameters:  $L_1 = 560 \mu\text{H}$ ,  $L_2 = 440 \mu\text{H}$ ,  $C_1 = C_2 = 330 \mu\text{F}$ ,  $f_s = 100 \text{ kHz}$ ,  $E = 10 \text{ V}$ , and  $R = 470 \Omega$ .

### 4.1. Transient Response Under Disturbances

The controller's dynamic performance was tested under three critical disturbance scenarios:


- **Load steps:**  $470\Omega$  to  $220\Omega$  (50% increase)
- **Input variations:** 10V to 8V (20% sag) and 10V to 15V (50% surge)
- **Reference tracking:** 40V to 45V step change

#### 4.1.1. Load Step Response

The converter's behavior during a 50% load increase at  $t = 0.9 \text{ s}$  is shown in Fig. 6. The output voltage exhibits

$$\Delta V_{o,\text{max}} = V_o^* - \min(V_o(t)) = 40 \text{ V} - 29 \text{ V} = 11 \text{ V} \quad (27.5\% \text{ deviation}) \quad (31)$$

$$t_{\text{recovery}} = 1.22 \text{ s} \quad (\text{to } 39.2 \text{ V}) \quad (32)$$



**Figure 6** Transient response to 50% load step disturbance at  $t=0.9 \text{ s}$ . Output voltage ( $V_{c2}$ )


The inner current loop responds within 3 switching cycles ( $30 \mu\text{s}$ ), while the voltage loop's recovery is constrained by

$$\omega_{c,v} < \frac{\omega_z}{2} \approx 1.75 \text{ kHz} \quad (33)$$

#### 4.1.2. Input Voltage Variations

Fig. 7 shows responses to input changes

$$\begin{aligned} \text{Sag (10V} \rightarrow 8\text{V): } \Delta V_{o,\text{max}} &= 3 \text{ V (7.5\%)}, t_{\text{recovery}} = 1.57 \text{ s} \\ \text{Surge (10V} \rightarrow 15\text{V): } \Delta V_{o,\text{max}} &= 4.7 \text{ V (11.75\%)}, t_{\text{recovery}} = 1.17 \text{ s} \end{aligned} \quad (34, 35)$$



**Figure 7** Output voltage response to input variations. Left: 20% sag (10V→8V), Right: 50% surge (10V→15V)


The asymmetric response stems from

$$\frac{\partial V_o}{\partial E} = \frac{1}{(1-u)^2} \Big|_{u=0.5} = 4 \quad (36)$$

#### 4.1.3. Reference Tracking

For a 40V→45V reference step (Fig. 8)

$$t_{90\%} = 1.45 \text{ s} \quad (\text{to } 44.1 \text{ V}), \quad \text{Overshoot} = 0\% \quad (37)$$



**Figure 8** Reference tracking performance for 40V→45V step change

The response is governed by

$$G_{cl}(s) = \frac{C_v(s)G_v(s)}{1 + C_v(s)G_v(s)} \approx \frac{1}{1 + 2\zeta \left(\frac{s}{\omega_n}\right) + \left(\frac{s}{\omega_n}\right)^2} \quad (38)$$

where  $\zeta = 0.8$ ,  $\omega_n = 1.2$  krad/s.

#### 4.2. Steady-State Regulation Accuracy


Under nominal conditions, the controller achieves

$$e_{ss} = \lim_{t \rightarrow \infty} (V_{ref} - V_o(t)) = 0 \text{ V} \quad (39)$$

The current-loop performance is quantified by

$$\text{THD}_{i_{L2}} = 1.2\%, \quad \text{Ripple} = \pm 0.015 \text{ A} \quad (17.6\% \text{ of } I_{L2}^*) \quad (40)$$

Fig. 9 shows the steady-state waveforms



**Figure 9** Steady-state operation at nominal conditions (40V output)

Key metrics across all tests are summarized in Table 2

**Table 2** Summary of performance metrics

Test Case	Max Deviation	Recovery Time	Overshoot	Steady-State Error
Load Step (50%)	27.5%	1.22 s	0%	0 V
Input Sag (20%)	7.5%	1.57 s	0%	0.8 V
Input Surge (50%)	11.75%	1.17 s	0%	0.8 V
Ref. Step (12.5%)	2%	1.45 s	0%	0 V

The dual-loop structure demonstrates superior performance compared to single-loop approaches

$$\text{Improvement} = \frac{t_{s,\text{single}} - t_{s,\text{dual}}}{t_{s,\text{single}}} \times 100\% \approx 35\% \quad (41)$$

where single-loop settling times ( $t_{s,\text{single}}$ ) are typically 1.8-2.0 s for similar test cases. The current-limiting strategy effectively prevents inductor saturation

$$i_{L2,\text{peak}} = 0.115 \text{ A} < 1.2 \times I_{L2,\text{rated}} = 0.3 \text{ A} \quad (42)$$

## 5. Conclusion

This paper has presented a comprehensive analysis and implementation of a dual-loop PID control strategy for Quadratic Boost Converters (QBC-B), specifically addressing the challenges posed by their non-minimum phase (NMP) characteristics. The key contributions and findings can be summarized as follows

- **NMP Compensation:** The proposed cascaded control architecture successfully mitigates the destabilizing effects of the right-half-plane zero located at  $\omega_z = 3.5 \times 10^3 \text{ rad/s}$  through systematic bandwidth separation:

$$\omega_{ci} \approx 10\omega_{cv}, \quad \omega_{cv} < \frac{\omega_z}{2} \approx 1.75 \text{ kHz} \quad (43)$$

- **Performance Validation:** Extensive simulations demonstrate robust operation under various disturbances:

$$\begin{aligned}
 \text{Load steps (50%): } & t_s = 1.22 \text{ s}, \Delta V_{o,\max} = 27.5\% \\
 \text{Input variations (20-50%): } & t_s \leq 1.57 \text{ s}, \Delta V_{o,\max} \leq 11.75\% \quad (44, 45, 46) \\
 \text{Reference tracking: } & e_{ss} = 0 \text{ V, Overshoot} = 0\%
 \end{aligned}$$

- **Implementation Advantages:** The practical design incorporates:

- Anti-windup protection:  $i_{\text{ref}}^{\max} = 0.3 \text{ A}$
- Current limiting:  $i_{L2,\text{peak}} < 1.2 \times I_{L2,\text{rated}}$
- Digital-friendly structure with  $f_s = 100 \text{ kHz}$  update rate

The controller's performance fundamentally depends on the bilinear nature of the QBC-B dynamics, as captured in the averaged model:

$$\frac{dx}{dt} = \begin{bmatrix} 0 & 0 & -\frac{1-u}{L_1} & 0 \\ 0 & 0 & \frac{1}{L_2} & -\frac{1-u}{L_2} \\ \frac{1-u}{C_1} & -\frac{1}{C_1} & 0 & 0 \\ 0 & \frac{1-u}{C_2} & 0 & -\frac{1}{RC_2} \end{bmatrix} x + \begin{bmatrix} \frac{E}{L_1} \\ 0 \\ 0 \\ 0 \end{bmatrix} \quad (47)$$

Three critical insights emerge from this work

- The inner current loop's bandwidth ( $\omega_{ci} \approx 10 \text{ kHz}$ ) must satisfy

$$\omega_{ci} \gg \frac{1}{T_{L2}} = \frac{R(1-u^*)^2}{L_2} \approx 1.13 \quad (48) \frac{\text{krad}}{\text{s}}$$

to effectively linearize the plant for the outer loop.

- 2. The derivative action in the outer PID controller compensates for the phase lag introduced by

$$\angle G_{vu}(j\omega_c) \approx -180^\circ + \tan^{-1} \left( \frac{\omega_c}{\omega_z} \right) \quad (49)$$

- 3. The quadratic conversion ratio

$$\frac{V_o}{E} = \frac{1}{(1-u)^2} \quad (50)$$

necessitates conservative tuning to maintain stability across the operating range.

Compared to single-loop approaches, the dual-loop strategy demonstrates

$$\text{Improvement} = \left( 1 - \frac{t_{s,\text{dual}}}{t_{s,\text{single}}} \right) \times 100\% \approx 35\% \quad (51)$$

in settling time while eliminating overshoot. However, the fundamental limitation imposed by the RHP zero remains

$$t_s \geq \frac{1}{\omega_z} \approx 286 \mu\text{s} \quad (52)$$

Future research directions include:

- Adaptive tuning mechanisms for varying operating points
- Hybrid control combining PID with sliding mode techniques

Experimental validation under extreme conditions ( $E \in [6,18] \text{ V}$ ,  $R \in [200,1000] \Omega$ )

## Compliance with ethical standards

### Acknowledgments

This research was made possible by the support of the Universidad Distrital Francisco José de Caldas, particularly the Facultad Tecnológica. The opinions, findings, and conclusions expressed in this paper are those of the authors and do not necessarily reflect the views of Universidad Distrital. The authors extend their gratitude to the students and researchers of the ARMOS research group for their invaluable assistance and contributions to this work.

### Disclosure of conflict of interest

The authors declare no conflict of interest.

## References

- [1] E. Costa, P. Wells, L. Wang, and G. Costa, "The electric vehicle and renewable energy: Changes in boundary conditions that enhance business model innovations," *Journal of cleaner production*, vol. 333, p. 130034, 2022.
- [2] G. Conway, A. Joshi, F. Leach, A. García, and P. K. Senecal, "A review of current and future powertrain technologies and trends in 2020," *Transportation Engineering*, vol. 5, p. 100080, 2021.
- [3] Z.-Y. Wang, C.-Z. Zhao, S. Sun, Y.-K. Liu, Z.-X. Wang, S. Li, R. Zhang, H. Yuan, and J.-Q. Huang, "Achieving high-energy and high-safety lithium metal batteries with high-voltage-stable solid electrolytes," *Matter*, vol. 6, no. 4, pp. 1096–1124, 2023.
- [4] Z. Bassyouni, A. Allagui, and J. D. Abou Ziki, "Microsized electrochemical energy storage devices and their fabrication techniques for portable applications," *Advanced Materials Technologies*, vol. 8, no. 1, p. 2200459, 2023.
- [5] L. Mitra and U. K. Rout, "Optimal control of a high gain dc-dc converter," *International Journal of Power Electronics and Drive Systems (IJPEDS)*, vol. 13, no. 1, pp. 256–266, 2022.
- [6] A. S. Mansour, A.-H. H. Amer, E. E. El-Kholy, and M. S. Zaky, "High gain dc/dc converter with continuous input current for renewable energy applications," *Scientific Reports*, vol. 12, no. 1, p. 12138, 2022.
- [7] M. Kumar, K. P. Panda, R. T. Naayagi, R. Thakur, and G. Panda, "A critical analysis of quadratic boost based high-gain converters for electric vehicle applications: a review," *Sensors*, vol. 24, no. 7, p. 2186, 2024.
- [8] S. Peddapati and S. Naresh, "Quadratic boost converter for green energy applications," *DC—DC converters for future renewable Energy Systems*, pp. 173–202, 2022.
- [9] M. Izadi, A. Mosallanejad, and A. Lahooti Eshkevari, "A non-isolated quadratic boost converter with improved gain, high efficiency, and continuous input current," *IET Power Electronics*, vol. 16, no. 2, pp. 193–208, 2023.
- [10] H.-D. Liu, A. S. Jana, and C.-H. Lin, "An improved high gain continuous input current quadratic boost converter for next-generation sustainable energy application," *IEEE Transactions on Circuits and Systems II: Express Briefs*, 2023.
- [11] R. A. Acosta-Rodríguez, F. H. Martinez-Sarmiento, and G. A. Măñoz-Hernandez, "Design methodology for optimized control of high-power quadratic buck converters using sliding mode and hybrid controllers," *IEEE Access*, 2025.
- [12] A. Balal and F. Shahabi, "Ltpice analysis of double-inductor quadratic boost converter in comparison with quadratic boost and double cascaded boost converter," in *2021 12th international conference on computing communication and networking technologies (ICCCNT)*. IEEE, 2021, pp. 1–6.

- [13] T. Anitha and S. Arulselvi, "Design of linear and nonlinear controller for dc-dc boost converter with right-half plane zero," *International Journal of Power Electronics*, vol. 15, no. 1, pp. 116–130, 2022.
- [14] A. Goudarzian, "A new technique for right half plane zero elimination from dynamics of a boost converter using magnetic coupling concept," *Circuit World*, vol. 49, no. 3, pp. 281–293, 2023.
- [15] G. Costa de Oliveira, R. Machado Monaro, G. Damm, F. Perez, and M. Jimenez Carrizosa, "Bilinear quadratic feedback control of modular multilevel converters," *Energies*, vol. 16, no. 18, p. 6713, 2023.
- [16] S. M. Belhadj, B. Meliani, H. Benbouhenni, I. Colak, Z. Elbarbary, and S. F. Al-Gahtani, "Control of three-level quadratic dc-dc boost converters for energy systems using various technique-based mppt methods," *Scientific Reports*, vol. 15, no. 1, p. 14631, 2025.
- [17] F. H. M. Sarmiento, E. J. Gómez, and M. C. Ortiz, "Power factor corrector with pid loop fit by genetic algorithm," *Tecnura*, vol. 17, no. 2, pp. 10–17, 2013.
- [18] [18] F. Martínez, H. Montiel, and F. Martínez, "Fuzzy control of synchronous buck converters utilizing fuzzy inference system for renewable energy applications." *International Journal of Electrical and Computer Engineering* (2088-8708), vol. 13, no. 5, 2023.
- [19] M. N. Huynh, H. N. Duong, and V. H. Nguyen, "A passivity-based control combined with sliding mode control for a dc-dc boost power converter," *Journal of Robotics and Control (JRC)*, vol. 4, no. 6, pp. 780–790, 2023.
- [20] R. A. Acosta-Rodríguez, F. H. Martinez-Sarmiento, G. A. Múñoz-Hernandez, G. Mino-Aguilar, E. A. Portilla-Flores, P. A. Niño-Suarez, and O. J. Salcedo-Parra, "Validation of sliding mode and passivity control in high-power quadratic buck converter through rapid prototyping," *IEEE Access*, vol. 12, pp. 8668–8699, 2023.
- [21] A. Ahmadi, S. Minagar, B. Rezaei, and M. Malekzadeh, "Passivity-based control of a quadratic boost converter," *Karafan Journal*, vol. 21, no. 1, pp. 133–153, 2024.
- [22] J. Nandha Gopal, N. B. Muthuselvan, and S. Muthukaruppasamy, "Model predictive controller-based quadratic boost converter for wecs applications," *International Transactions on Electrical Energy Systems*, vol. 31, no. 12, p. e13133, 2021.
- [23] Y. Li, S. Sahoo, T. Dragičević, Y. Zhang, and F. Blaabjerg, "Stability-oriented design of model predictive control for dc/dc boost converter," *IEEE Transactions on Industrial Electronics*, vol. 71, no. 1, pp. 922–932, 2023.
- [24] C. G. Vázquez, D. Cotfas, A. G. Santos, P. Cotfas, L. Ávila, and V. P. Garrido, "Optimal tuning of pid controllers focused on energy efficiency in a multivariable and coupled system. case study: An ahu in the biopharmaceutical industry," *Applied Thermal Engineering*, vol. 269, p. 126053, 2025.
- [25] M. Kumar, S. Sen, and S. Kumar, "A robust performance analysis of a solar pv-battery based islanded microgrid inverter output voltage control using dual-loop pid controller," in *2022 IEEE IAS Global Conference on Emerging Technologies (GlobConET)*. IEEE, 2022, pp. 6–11.
- [26] R. A. Acosta-Rodríguez, F. H. Martinez-Sarmiento, G. A. Múñoz-Hernandez, E. A. Portilla-Flores, and O. J. Salcedo-Parra, "Validation of passivity-based control and array pid in high-power quadratic buck converter through rapid prototyping." *IEEE Access*, 2024.
- [27] A. Nanda, G. R. Chilukuri, and S. Kapat, "Frequency domain design techniques in digitally voltage and current mode controlled dc-dc converters with fast transient performance," in *2023 IEEE Applied Power Electronics Conference and Exposition (APEC)*. IEEE, 2023, pp. 762–768.
- [28] S. Sousa, L. Gusman, T. Lopes, H. Pereira, and J. Callegari, "Mppt algorithm in single loop current-mode control applied to dc-dc converters with input current source characteristics," *International Journal of Electrical Power and Energy Systems*, vol. 138, p. 107909, 2022.
- [29] A. Russo, G. P. Incremona, and A. Cavallo, "A saturated higher order sliding mode control approach for dc/dc converters," in *2022 IEEE 17th International Conference on Control and Automation (ICCA)*. IEEE, 2022, pp. 44–49.
- [30] R. D. Middlebrook and S. Čuk, "A general unified approach to modelling switching converter power stages," *IEEE Transactions on Power Electronics*, vol. PE-1, no. 1, pp. 18–25, 1976, fundamental paper on state-space averaging method.